Implement an 8-bit barrel shifter in Verilog. Given an 8-bit input `data` and a 3-bit shift amount `shamt`, output `data` logically left-shifted by `shamt` positions. Bits shifted out are lost; vacated positions are filled with 0.