Implement a synchronous 4-bit up-counter in Verilog. On each rising edge of `clk`, the counter increments by 1. When `rst` is high (synchronous reset), the counter resets to 0. - count increments from 0 to 15, then wraps back to 0 - reset is synchronous (only takes effect on rising clock edge)